Three-dimensional integration enables stacking DRAM on top of CPU, providing high bandwidth and short latency. However, non-uniform voltage fluctuation and local thermal hotspot in CPU layers are coupled into DRAM layers, causing a nonuniform bit-cell leakage (thereby bit flip) distribution. We propose a performance-power-resilience simulation framework to capture DRAM soft error in 3D multi-core CPU systems. A dynamic resilience management (DRM) scheme is investigated, which adaptively tunes CPU's operating points to adjust DRAM's voltage noise and thermal condition during runtime. The DRM uses dynamic frequency scaling to achieve a resilience borrow-in strategy, which effectively enhances DRAM's resilience without sacrificing performance.
INTRODUCTION
Three-dimensional integration of stacked memory and CPUs has received many attentions recently for its potential to overcome the "Memory Wall" problem -the memory access time (in CPU cycles) has increased to an extent that the memory access latency has become the bottleneck. Vertical stacking enables heterogeneous integration of multiple DRAM chips on top of a microprocessor, and the high-speed and wider memory bus interfaces (i.e. through-silicon-vias) between the two significantly reduce memory latency.
However, several recent publications have shown that transient fault is one of the common forms of DRAM failures in modern computing and storage systems. One important cause of DRAM transient faults is the power-delivery-network (PDN) noise on DRAM wordline (WL). A noisy WL makes DRAM transistor's gate unable to shut off, causing significant subthreshold leakage from bit cell's capacitor. As volatile memory, a DRAM bit cell cannot retain its data permanently as the bit capacitor gradually loses its charge. If significant leakage occurs such that DRAM sense amplifier can no longer read the correct data as written last time, a DRAM transient fault happens.
The architectural solutions for mitigating stacked DRAM's transient fault seem non-trivial. An intuitive idea is to enable shorter DRAM refresh period. However, refreshing operation blocks DRAM access, therefore degrades the performance and energy efficiency [13, 3] . Another approach is to throttle CPU performance to cool the chip or/and reduce PDN noise, which again hurts the performance. In our opinion, a promising opportunity lies at the moment when both low and high power tasks enter the system, and designers can exploit the reliability margin of these tasks and allocate different operating points to maximize the performance while achieving certain long-term resilience. A "borrow-in" strategy can be applied, and high-power tasks might borrow resilience margins to boost performance, and the resilience "loan" will be paid off during a low-power task period.
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ISLPED '16, August 08-10, 2016 To the best of our knowledge, although there have been many field studies about the transient DRAM fault recently [17, 23, 28] , simulation frameworks that investigate its underlying causes, its implications in 3D CPUs, and corresponding mitigation techniques have been lacking. Several publications use fault-injection technique based on constant DRAM failure rate to investigate DRAM resilience [11, 21] , however, the fact that different CPU workload causes a temporal and spacial DRAM fault rate variation has been ignored. In 3D CPU architectures, CPU activity causes fluctuation in PDN voltage and temperature, both of which gets coupled into DRAM layers. The integration of multi-dimensional inter-dependent simulation analysis (performance, power, thermal and voltage) is a challenging task. A more fundamental dilemma for simulation setup is the gap between CPU cycle-level performance / power simulation and long-term DRAM resilience simulation. Although CPU performance / power simulation is crucial in determining the thermal and PDN transients, it's not practical to perform cycle accurate simulation across the entire DRAM lifetime (often in years). This gap needs to be filled for accurate DRAM resilience analysis within practical run-time.
In this paper, we focus on the WL voltage noise induced stacked DRAM transient fault problem. Although there are other transient fault causes, such as particle-induced upset, they are heavily investigated in the literature, and their trends seem irrelevant with 3D integration. We propose a performance -power -voltage -resilience simulation framework, which effectively captures the interaction between multi-core CPU layer's activity, and voltage noise induced DRAM transient fault. We observe significant correlation between CPU core's activity and DRAM voltage and thermal profiles, both in time and space. As the DRAM leakage strongly depends on voltage noise and temperature, we further observe significant temporal and spacial variation in bit-cell's leakage rate. These two observations imply that the DRAM failure probability strongly depends on 3D CPU's operating points. In our simulation experiments, we investigate an off-line task assignment problem, and propose a two-stage DRAM resilience management approach, which enables frequency allocation for CPU cores and refresh rate adjustment for DRAMs, in order to optimize 3D-CPU's performance while accommodating DRAM resilience requirement.
Specifically our contributions are summarized as follows:
1. Contrary to common assumptions that DRAM transient error is random in time and space, we demonstrate that stacked DRAM's transient error is strongly correlated with 3D CPU activities, through voltage and thermal coupling.
2. Using SPICE simulation, we show that DRAM bit cell leakage is an accumulative effect, indicating it's more related to IR drop rather than transient droop.
3. We propose an effective off-line operating point tuning approach to solve a task assignment problem, which allocates frequency and refresh rate for CPU cores and DRAM controllers, such that the system's performance is maximized, while ensuring DRAM resilience. Compared to a simplistic frequency throttling method, significant performance enhancement is achieved.
RELATED WORK
In this section, we provide a brief overview of recent work on DRAM transient error field experiment and simulation, and we also cover prevailing management methods.
Background: DRAM Transient Fault
Transient fault in DRAM is a very common form of hardware failure in modern computing clusters and data centers. DRAM's transient fault can be caused by voltage noise and external particles (i.e. alpha particles and neutrons). Voltage noise on the WL causes transistor sub-threshold current and loss of charges on the bit capacitor. The sources of external particles that include alpha particles emitted by packaging materials, and neutrons from cosmic radiation [2] .
Recently, several major data servers have shown field experimental studies for detecting and measuring DRAM transient fault. Google [23] , AMD [28] , and Facebook [17] have reported significant transient error rate during years-long studies.
Statistical modeling approaches such as Monte Carlo (MC) methods are adopted to analyze the probability of DRAM failure under different resilience schemes [11, 21] . The lifetime of DRAM into equal-sized time intervals and transient faults are injected into memory array based on their probability of occurrence. Error detection and correction are invoked periodically to determine whether the injected faults are correctable or not.
In 3D-CPU architectures, power is delivered from external power sources to CPU and DRAM layers, therefore, CPU activity has a strong impact on DRAM layer's voltage fluctuation. An active CPU core draws more current from PDN, causing higher IR drop (and possibly more Ldi/dt voltage droop) in the DRAM layer. We are especially interested in the voltage noise on DRAM WL, as it causes sub-threshold leakage over time. In summary, this paper focuses on the WL voltage noise induced DRAM transient faults.
Existing Mitigation Techniques
A variety of architectural techniques exist to mitigate the DRAM transient fault problem. The most effective and prevailing method is hardware-based parity or ECC [5] . Parity is typically an XOR of all data bits and is able to detect any single-bit error. As a more powerful scheme, ECCs such as ChipKill [6] and BCH [7] enable detection and correction of one or multiple bit errors. Hardware-based ECC usually has certain hardware overhead, for example, BCH has an overhead of 8 bits per 64 bits of data.
Reducing the refreshing time interval is an intuitive method to mitigate DRAM's transient fault. However, memory refresh wastes energy and degrades performance by interfering with memory access [13, 3] . The energy and performance overheads of DRAM refresh increase as DRAM device capacity expands.
Since DRAM transient faults can accumulate over time, another option is to perform memory scrubbing that scans throughout the memory and then write back the corrected bit information before single-bit fault mounts to multi-bit uncorrectable fault [19] . However, such a heavy task also incurs significant performance and energy overhead.
Software-based technique includes completely mirroring CPUs or threads. Identical copies of the same program are run simultaneously and the operating system can determine the correct data based on majority voting [27, 1, 18] .
Another possibility is to change the operating point for dynamic reliability management. Mercati etc. proposed a sensor based CPU reliability control scheme, where voltage and frequency operating points are dynamically allocated to improve the performance while meeting the long-time CPU reliability constraint [16] . Shevgoor etc. proposed an IR-drop-aware memory controller and a page migration method to cope with IR-drop constraint [25] . While these approaches are effective in handling CPU core reliability degradation, their implications on DRAM resilience are unclear.
SIMULATION FRAMEWORK
In order to analyze the correlation between 3D CPU activity and stacked DRAM resilience, an integrated analysis of how CPU's performance and power transients influences DRAM layer's thermal and voltage behavior is of vital importance. One also needs to quantify how WL noise induces bit flip. Our performance / power / voltage / resilience simulation and optimization flow is summarized in Fig.1 . Multi2Sim is used to produce performance data (instructions executed per nanosecond) and number of memory access [29] . Dynamic and leakage powers of 3D-CPU are simulated with McPAT [12] . The power data are fed into in-house thermal and PDN simulator to generate transient thermal and WL voltage noise distribution. This is followed by a DRAM bit cell SPICE simulation, which captures the sub-threshold leakage current within one DRAM refresh period. Once the noise margin of DRAM bit information is known, we use MC simulation to obtain the probability of a bit cell error (PBE), for a given random manufacturing variation. The PBE value is a function of three dimensional space, which is the input of a DRAM resilience simulator. The DRAM resilience simulator maps the PBE value into memory space, and a high PBE value at certain (x, y, z) location will have a higher probability of transient error in its corresponding memory address space. ECC scheme such as SECDED is evoked periodically. The DRAM fault simulator returns the probability of uncorrectable errors after thousands of MC iterations. After all the benchmarks and all the operating points have been profiled, a feedback loop is created to adjust the operating points of 3D-CPUs. Specifically we consider CPU core frequency scaling and DRAM refresh rate adjusting as two tuning knobs for optimizing CPU performance and DRAM resilience.
3.1 Performance/Power/Thermal/Voltage Simulator
Performance Simulation
Performance of a software workload on a target 3D CPU is estimated using Multi2Sim [29] , a cycle-accurate multi-core CPU simulator. Architectural parameters of the target system including memory and cache architectures and latencies, operating frequency, network-on-chip (NOC) topology, pipeline width, function unit count etc. are given to the simulator and the simulator reports the total run time, number and type of executed instructions, and access counts of the various CPU components. The performance metric considered in this work is the number of instructions executed per nanosecond (IPnS).
Power/Area Estimation
Power estimates are calculated using McPAT [12] . The tool considers the architectural parameters of the target system and the component access counts generated by the cycle-accurate performance simulator (Sec. 3.1.1). The architectural parameters are used to determine the energy-per-access and total area of each CPU components. The performance counters determine the number of accesses to each component, thus yielding the total energy consumption and average power consumed during the simulation period. The estimation tool outputs a hierarchical list of dynamic and leakage power estimates for each CPU component. The power distribution is used to analyze the chip temperature (Sec. 3.1.3) and IR drop (Sec. 3.1.4).
Thermal Analysis
A 3D grid thermal resistance model of the target 3D CPU is generated based on dimensions and material properties. The power located in each grid is modeled by a current source. This technique is similar to other proposed thermal simulation techniques such as HotSpot [9] . The generated circuit model is solved to yield a voltage distribution which is representative of the thermal distribution of the target 3D stack. Thermal estimates are used to re-estimate leakage power using the baseline estimates from McPAT (which assumes a uniform user-selected temperature) and a thermal-leakage scaling model extracted from the McPAT source code [24] . This thermal-leakage feedback repeats until the convergence. Final thermal estimates are used to model the DRAM bit cell leakage rates and the associated probability of bit errors (Sec. 3.2).
PDN Modeling
Our PDN model is an RLC circuit which includes on-chip and off-chip components. Each on-chip grid is connected to its neighbor through a resistor and a inductor in series, and is also attached to a current load. On-chip decoupling capacitance is distributed uniformly on-chip. Power/ground C4 bumps are modeled as series of resistors and inductors between on-chip and off-chip networks. Power/ground TSVs establish vertical power delivery. We only model the power rail because the ground rail has symmetric property.
DRAM Bit Flip Probability Modeling
Noise induced DRAM bit cell's failure probability is estimated by MC simulation and a transistor level SPICE simulation. During one DRAM refresh period, WL noise induces subthreshold leakage current, which causes charge transfer from the bit-line capacitor to the DRAM capacitor. Once the change of charges exceeds the noise margin, a bit fault occurs.
We assume DRAM manufacturing process causes random variation in bit-cell transistor's gate oxide thickness. A transistor with thin gate oxide leaks faster, and the probability of bit flip is calculated by the total number of flipped bit divided by the number of MC simulations.
The transistor leakage model, Eqn. (1a), is from [22] . The temperature-dependent leakage scaling model, Eqn.(1b) is extrapolated from the McPAT [12] source code, as in [24] .
where I is DRAM transistor leakage, t is time, T is temperature, Vgs is gate-to-source voltage, V th is threshold voltage, q is electron charge, k is Boltzmann constant, V ds is drain-to-source voltage, T0 is nominal temperature, V cell is bit-cell's voltage, and C cell is cell capacitance. Fig.2(a) shows the transient of voltage and temperature changes in DRAM layers during the first 32 ms refresh period when executing benchmark "bodytrack". Oscillation in CPU activity is coupled into the DRAM layer, causing thermal and voltage fluctuations. The transient of bit-cell voltage (with WL noise) is shown with the solid black line in Fig.2(b) . The supply voltage is 1 Volt. The transient voltage and temperature data in Fig.2(b) are sampled at 280 µs, and the adaptive time step used by the DEQ solver to calculate bit cell voltage is roughly 10x small than the data sampling rate. For comparison, an ideal WL voltage (perfectly grounded) is applied for the same bit-cell, and the voltage on its capacitor is plotted with the black dotted line. As can be seen in the figure, the original bit information "0" gets corrupted much fast due to WL noise.
Another transient is performed with the average voltage noise and temperature as inputs, and the bit-cell's voltage trace is solved similarly. We refer this as "V-T steady state" simulation. The resulting bit cell voltage is plotted with the dashed black curve. The "V-T steady state" simulation converges with the real transient simulation at the end of the refresh cycle. Note that in Eqn.(1), the leakage current is an exponential function of Vgs, where Vgs = VW L − V Cell . However, the reason that "V-T steady state" simulation achieves high accuracy is that within the temperature and voltage noise range (35
• C -45
• C and around 100 mV WL noise), the bit-cell voltage as function of temperature and WL noise is operating at a linear region. This effect has important implications on operating point tuning techniques such as dynamic frequency and voltage scaling (DVFS). When the time constant of DVFS is in the same order of magnitude with DRAM refresh period (V-F selection in roughly every 50 ms in [15] ), taking the average of voltage noise and temperature and then simulate the transient of bit cell voltage will be fast and accurate.
We also perform two sensitivity analyses, one with ambient temperature and transient voltage noise, and another with transient temperature and ideal WL voltage (i.e. grounded). The results are plotted with blue dashed line and red solid line, respectively. The data show that when executing "bodytrack", WL noise seems to be a more dominating factor than temperature for sub-threshold leakage. 
DRAM Resilience Simulator
The DRAM resilience simulator uses MC method to obtain the probability of DRAM failure under a given ECC scheme. Based on DRAM layer's thermal and voltage noise distribution generated by thermal and PDN simulations for a particular CPU activity transient, we obtain the physical distribution of PBE. A DRAM block with a thermal hotspot and a noisy WL has higher probability of bit flip. A random number of bit flips per grid is generated according to binomial error distribution. The spacial distribution of bit flip numbers is then mapped into memory address space, for a given memory organization and physical layout. We use the data structure of Faultsim [21] to represent transient faults in memory address space. Finally ECC is evoked and the simulator returns whether the voltage noise induced transient fault causes an uncorrectable DRAM fault. Thousands of MC simulations are performed with random manufacturing variation until a reliable probability of uncorrectable DRAM failure (P OF ) is obtained.
DRAM RESILIENCE MANAGEMENT
Using the simulation framework discussed in Sec. 3.1 we are able to obtain the spatial distribution of PBE and the corresponding P OF when executing different phases of a set of software workloads. With this profiling data we are able to estimate the optimal core frequency and DRAM refresh rate for each phase of each application using the scheme shown in Fig. 3 . In Fig.3 , the optimization goal is to maximize the system performance while meeting a specified DRAM resilience target (i.e. the long-term probability of an uncorrectable memory error). The long-term period is divided into several short-term periods. The long term controller (LTC) takes a set of applications awaiting execution from the application queue, and determines at which operating point (i.e. frequency/refresh rate setting) each application should be run to minimize runtime while meeting the long term DRAM resilience target Rt averaged across all considered applications. The short term controller (STC) optimizes the runtime of each application by assigning an operating point to each phase of the application. The P OF estimate output by LTC serves as a constraint on the P OF of the application during STC optimization.
One limitation of our control scheme is it relies on the availability of profile data, which assumes that the workloads can be predicted off-line. While this assumption may not be applicable to all systems, it applies well to embedded systems [10] and high performance computing (HPC) systems [26] . These are two paradigms where the stacked DRAM processor shows great potential due to its small form factor and low power (embedded systems) and/or massive memory bandwidth (HPC).
Long Term Controller
During one long term period, we assume DRAM bit errors do not accumulate from one application to the next. Any errors accumulated in one application are effectively corrected when the application completes and its memory is deallocated. Thus the P OF of each application is independent and the DRAM resilience (R) is calculated using Equation (2) .
The DRAM resilience constraint can be linearized using Equation (3), allowing the assignment problem to be formulated as an integer linear program (ILP) in Equation (4). δ i,j,k is a binary variable such that it is set when application i is assigned to run at frequency j and DRAM refresh rate k. Likewise t i,j,k and P OF i,j,k are the runtime and P OF of application i running at frequency j and DRAM refresh rate k.
The ILP problem objective maximizes the number of assigned applications and Constraint 1 ensures that the total runtime of all assigned applications is less than the LTC control window tLT C . By maximizing the number of applications assigned in a fixed period of time we maximize performance since applications must be executed in order. Constraints 3 and 4 respectively ensure that each application is assigned no more than one operating point and applications are executed in order. Constraint 2 uses the linearized resilience constraint from Equation (3) to generate operating point assignments that meet the resilience constraint across the LTC control window. The assignment of operating points to each application yields an expected P OF and runtime value for each application such that total runtime is minimized and the DRAM resilience target is met. However the assignment of a single operating point to each application is overly constrained. We improve our assignment solution by allowing different operating points to be assigned to each phase of a single application using the short term controller such that the application's P OF is less than the P OF estimated by the LTC but the total runtime is reduced.
Short Term Controller
The short term controller (STC) allocates operating points to each phase of one application. The P OF estimate output by LTC is a P OF constraint during STC optimization. Within a single application DRAM transient fault from phase to phase do compound, which means the P OF of an application cannot be described as a linear combination of the P OF of each phase. The problem could be solved by expanding the size of the ILP problem to include all possible sequences of operating points, but this would be computationally infeasible for nontrivial problem sizes. Moreover the profiling effort to generate P OF values for all combinations of operating points would be unnecessarily detailed. So we instead solve the STC optimization problem using a simulated annealing (SA) heuristic. Since the initial solution given by the LTC (i.e. run all phases of one application at the given operating point) is already a good solution, low temperature SA does well to improve the solution.
The annealing function used in our SA formulation moves the operating point of one phase to a neighboring operating point (i.e. increase or decrease the frequency or refresh rate by one level). The SA objective function evaluates the runtime and P OF of each considered sequence of operating points and evaluates Equation (5) . ri is the runtime of phase i running at the assigned operating point. P OF is the P OF of the entire application running at the considered sequence of operating points. Evaluation of P OF is explained below. P OFLT C and RTLT C are the P OF and runtime estimate generated by the LTC for this application, assuming all phases were run at a single operating point.
The first objective term tries to reduce the total runtime of an application. However if the runtime of an application is reduced the probability of failure must reduce by the same amount to maintain to long term P OF constraint. The second term serves to constrain the optimization by assigning a large penalty if the considered ratio between P OF and runtime increases above the one assigned by the LTC. Since the second term is a constraint, c2 is much greater than c1.
Note that the runtime of each phase at each operating point is already available in our profile data, and we can simply sum up all phases to evaluate the runtime of the entire application.
Fast Conversion from PBE to P OF
In Eqn.5, the evaluation of the P OF (of an entire application) requires simulating the sequence of associated PBE distributions using our DRAM resilience simulator (Sec. 3.3), which takes significant runtime. In order to speed up the optimization we propose a fast conversion method to convert a sequence of PBE distributions into a P OF estimation, based on the observation in Fig. 4 . Fig. 4 shows a plot of the P OF value estimated from our DRAM resilience simulator versus the average PBE over 3D space. As the average PBE increases, more bit flips occur therefore it becomes harder for ECC detection. Each red data point represents running one benchmark at a specific combination of core frequency and DRAM refresh rate. We observe that the data fits an error function very well, and conclude that such the fitted function can be used to convert an arbitrary average PBE over space into a scalar P OF value. The fitted error function is shown in Fig. 4 . The data in Fig. 4 is derived using the DRAM resilience simulator with a specific PBE distribution. In our SA objective function we must convert a sequence of PBE distributions to the application's P OF , since each application consists of multiple phases with varying operating points. We deduce that a sequence of PBE distributions can be converted to an equivalent single distribution by taking the maximum value across all members of the sequence for each point in the spatial distribution. Because the underlying source of randomness (i.e. manufacturing variations) is not changing over time, it is in fact the phase with the highest PBE that determines if bit flip occurs at that point. If the bit error does not occur when the probability is the highest (i.e. when the leakage current is the highest) it is not possible that the bit error would have occurred when the probability was less (i.e. when the leakage current was lower). Thus to evaluate an application's P OF , we first generate an equivalent PBE distribution by taking the maximum PBE across all members of the sequence at each point in space, and then evaluate P OF based on the mapping in Fig.4 .
SIMULATION RESULTS

Experimental Setup
We study a 3D CPU architecture with four layers of DRAM (4GB total capacity) and one layer of CPU. Each DRAM layer represents one rank. One DRAM rank is partitioned into four banks, and within each bank, there are 131072 rows and 16384 columns. Each DRAM rank is connected to the CPU layer with a 512 bit bus implemented with TSVs. The memory organization we consider is similar to previous stacked DRAM publications [14, 15] . Distributed refresh mode supported by JEDEC is used. The CPU layer containing 16 cores is stacked above the DRAM layers and adjacent to the heat sink to prevent thermal violations. We mesh the 3D CPU into multiple grids, with the size of 200µm × 200µm for each grid. As the power estimates provided by McPAT are at the function unit granularity which is on the order of 0.1 mm 2 , the 200µm × 200µm grid size is sufficient to capture the thermal and voltage variance in both the multi-core processor and DRAM layers. BCH [7] is used as ECC.
For PDN modeling, the on-chip decoupling capacitance density is 33nF/cm 2 [8] . Other parameters of PDN is calculated based on its physical dimension and material property, similarly to the techniques proposed in [20] .
For DRAM bit flip probability PBE modeling, we assume a normal distribution of gate oxide thickness. The DRAM capacitance is 30 f F . The DRAM cell's noise margin depends on the strength of the DRAM sense amplifier, and here we assume that a bit error occurs if the bit cell voltage degrades more than 10% VDD from ideal. For a given DRAM refresh period, a hundred thousand MC simulations are run for each WL voltage and temperature point to obtain accurate PBE distribution. The run time of the total MC simulations is about 12 hours for a PC with an Intel Core i5 3.1GHz CPU and 12GB RAM. We only need to run the MC simulations once to obtain PBE as a function of PDN noise and temperature.
We use part of SPLASH-2 and PARSEC benchmarks in our simulation [30, 4] . These benchmarks are commonly used to profile highly parallel computing systems, and we assume them to be representative of the different computing operations to be encountered in real applications. We profile our proposed control scheme across a sequence of applications, where each application is composed of different computing phases which are represented by the benchmarks. Each application is randomly assigned a nominal runtime (i.e. runtime if it were assigned the nominal operating point) and a random distribution of how much runtime is consumed by each type of phase. It is likely that a single application only contains a subset of all possible phases, and even applications containing the same subset can have drastically different distributions of runtime across phases.The specific benchmarks we use are: bodytrack, dedup, fft, fluidanimate, radix and swaptions.
Performance, power, voltage and temperature for each benchmark at each operating point are generated using the simulation framework described in Section 3.1. DRAM refresh rate affects memory latency due to less availability of the DRAM. Memory latency is scaled from the nominal value proportional to the increase in DRAM overhead (refresh time divided by refresh period). Although the DRAM refresh rate determines the DRAM memory latency, it affects performance differently for different benchmarks as a function of their memory usage: memory bound workloads will gain a large performance improvement if memory refresh period is increased whereas CPU bound workloads will see little improvement.
We set the long term control window (tLT C ) to 30 minutes and assign application runtime uniformly between 1.33 to 8 seconds. The P OF constraint within a long term control window is 0.3%. The controller assigns each phase of each application a frequency value from the set {3.0, 2.5, 2.0, 1.5} GHz and a refresh period from the set {8, 12, 16, 32, 64} ms.
Results
We analyze the distribution of operating points assigned to our controller across a set of 520 applications. The nominal operating point is 3.0 GHz clock frequency and 8 ms refresh period. The results of this analysis are shown in Table 1 . Although 20 combinations of frequency and refresh are possible, 13 of them are never assigned. The 32/64 ms refresh rates are never chosen by the scheduler. This is because the DRAM IR drop can be as high as 0.1 VDD (shown in Fig.2(a) ), which leads to significant increases to DRAM transistor leakage and that is why 32/64 ms are used for 2D ICs but only shorter refresh periods are feasible for 3D ICs. Fig. 5 plots the 12 operating points (32/64 ms refresh rates are excluded in this figure) and their corresponding runtime and P OF for a representative application from the optimized set. It can be seen that four operating points for this application are not on the Pareto optimal front, and thus will never be chosen by the controller. This explains the data in the upper right corner of Figure 5 : Pareto optimal frequency/refresh rate points for a representative application. operating point is chosen a majority of the time, but significant throttling of both frequency and refresh rate are used to optimally trade off performance and DRAM resiliency. For example, an application with high power (which causes PDN noise and temperature increase) may require frequency to be reduced, whereas a lower power application puts less stress on the DRAM resiliency constraint and can be configured to run with a longer refresh period and get a performance boost. 0.0% 0.0% We compare the performance subject to P OF constraint of our control scheme to the baseline case of running at nominal frequency and refresh rate. Our technique is able to improve system throughput (jobs completed per second) by 27%. Our controller improves performance in two ways: 1) it allows applications to trade off resiliency and performance with one another and 2) it allows slack in the POF constraint to be converted to performance improvements. 
CONCLUSION
This paper presents a detailed analysis and optimization scheme for 3D CPUs on voltage noise induced DRAM transient fault. Significant correlations between CPU activities and DRAM layer thermal and voltage noise behaviors have been observed. We show that under certain DRAM resilience target, the currently off-the-shelf DRAM refresh period (32 or 64 ms) is not sufficient, however arbitrarily applying faster DRAM refresh rate inevitably hurts the performance. We propose a dynamic DRAM resilience management technique, which tunes CPU frequency and DRAM refresh rate in order to maximize performance while meeting long-term resilience target. Simulation results show that our management scheme achieves 27% increase in performance when comparing to running at the nominal operating point.
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